

MS-7680

Ver: 7.1

m-ATX : 243.84 X 228mm

CPU:

INTEL - Sandy Bridge LGA 1155

System Chipset:

INTEL - Cougar Point PCH(H61)

OnBoard Chipset:

HD Audio Codec:RTL887 Co-lay 892

LAN:RTL 8111E 10/100/1000 , Co-lay 8105E 10/100

SIO:FIN71869AD

Flash ROM: 32Mb SPI (PCH)

Main Memory:

DDRIII (1066/1333MHz) * 2 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 3

PWM:

Controller:VRD12 UT501 3Phase

CPU+GPU: UP6282 MOSFET Driver

CPU VTT: IP6103

CPU SA : OP+MOS

DDR: UP6103

PCH: OP+MOS

ACPI:

UPI

Other:

SATA2.0 x4 (PCH)

USB2.0 RearX4 Front x6


USB3.0 RearX2 FrontX2


D-SUB/DVI/HDMI *1


TPM Header *1(debug only)

on BOARD BUZZER


Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power	5
CPU-GND	6
DDR III DIMM 1	7
DDR III DIMM 2	8
CP-PCI/E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC	11
CP-POWER	12
CP-GND/NVRAM	13
CP Strap	14
PCI E x16 /x1 /x1	15
PCI Ex1 Slots	XX
SIO-Fintek F71868AD	17
LAN - RTL8111E/8105E	18
ALC887VD_COLAY_ALC892	19
ASM1083 PCIe to PCI Bri.	XX
UPD720201K8-USB3.0	21
USB3.0 Power & Connector	22
DVI transfer	23
HDMI	24
VGA	25
SATA / FAN Control	26
USB Connector	27
ACPI Controller UPI	28
DDR Power - uP6103 1-Phase	29
PCH Power - OP+MOS	30
CPU_VTT - uP6103- 1-Phase	31
CPU_SA - OP+MOS	32
VRD12 - uP1625	33
UT501 3-Phase CPU	34
UT501 1-Phase GPU	35
ATX F_Panel/EMI/TPM/LPT	36
XDP / Manual Parts	37









(1.05V / 1.00V)




+CPU_VTT Decoupling




+CPU_GFX Decoupling



+1.5V_DDR3-Decoupling




+CPU_VCCP-Decoupling



MICRO-STAR INT'L CO.,LTD




MS-7680

Size Custom Document Description CPU-Power Rev 4.1
Date: Monday, January 09, 2012 Sheet 5 of 39




DDRIII DIMM_A0

DDRIII DIMM_A1



DDR3 DIMM_B0



DDR3


SMBCLK_DDR << SMBCLK_DDR 7
SMBDATA_DDR << SMBDATA_DDR 7





MICRO-STAR INT'L CO.,LTD

MS-7680



Size	Document Description	Rev
Custom	DDR III DIMM 3 / DIMM 4	4.1
Date: Monday, December 19, 2011		Sheet 8 of 39





PCH Straps

BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must be connected even when not supporting DSW.




HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW ????


HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high




DMI AC/DC MODE
0 : AC
1 : DC *




Topblock swap override when pull-low
Signal has a weak internal pull-up



GPIO8
0 : Integrated Clocking Enable (FCIM)*
1 : Buffer Through Mode Enable (BTM)




GPIO28
0 : OD PLL VR disabled
1 : OD PLL VR enabled *
Signal has a weak internal pull-up




INT3_3V#
0 : ??????????????
1 : ?????????????? *


1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.




HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY



DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP








SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT


PCI_Express X16 Slot

PCI EXPRESS x1-PORT

PCI EXPRESS x1-PORT

PCI EXPRESS x1-PORT








MICRO-STAR INT'L CO.,LTD

MS-7680

Size Custom	Document Description PCIx Slots	Rev 4.1
Date: Monday, December 19, 2011		Sheet 16 of 39

ALC892





MS-7680

Size Custom	Document Description ALC892_COLAY_ALC887VD	Rev 4.1
Date: Monday, December 19, 2011	Sheet 19 of 39	



ASM1061 SATA6G

SATA 6G







ASM1061 POWER Consumption






	3.3V	1.2V	Power (mW)
Idle (mA)	98.45	212.3	579.645
Busy (mA)	91.1	330.7	697.47



Rear I/O



All power sources of uPD720200 are supplied, PPONx is enable.
PPONx is low when OC1x going to low.



MICRO-STAR INT'L CO.,LTD

MS-7672





Document Description
USB 3.0 Power & Connector

Rev	4.4
-----	-----

Date: Monday, December 19, 2011		Sheet 22 of 39
---------------------------------	--	----------------

DVI level shifter


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)





HDMI level shifter

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)



10 HDMI_DDPC_CLK_P	HDMI_DDPC_CLK_P	C140	0.1u10X	HDMI_TXC+	R509	680R	HDMI_MOS_CLKP
10 HDMI_DDPC_CLK_N	HDMI_DDPC_CLK_N	C142	0.1u10X	HDMI_TXC-	R522	680R	HDMI_MOS_CLKN
10 HDMI_DDPC_TX2_P	HDMI_DDPC_TX2_P	C134	0.1u10X	HDMI_TXD2+	R510	680R	HDMI_MOS_D2P
10 HDMI_DDPC_TX2_N	HDMI_DDPC_TX2_N	C132	0.1u10X	HDMI_TXD2-	R511	680R	HDMI_MOS_D2N
10 HDMI_DDPC_TX1_P	HDMI_DDPC_TX1_P	C136	0.1u10X	HDMI_TXD1+	R516	680R	HDMI_MOS_D1P
10 HDMI_DDPC_TX1_N	HDMI_DDPC_TX1_N	C137	0.1u10X	HDMI_TXD1-	R521	680R	HDMI_MOS_D1N
10 HDMI_DDPC_TX0_P	HDMI_DDPC_TX0_P	C123	0.1u10X	HDMI_TXD0+	R523	680R	HDMI_MOS_D0P
10 HDMI_DDPC_TX0_N	HDMI_DDPC_TX0_N	C119	0.1u10X	HDMI_TXD0-	R512	680R	HDMI_MOS_D0N







EMI




2011.11.03 modify



2011.11.4 modify








EMI



D-Sub


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Levelshift




SATA 6G PORT 0,1


H61 PORT 0/1 Support 3G
H67 PORT 0/1 Support 6G




CPU FAN-COUNTROL CIRCUIT



SYSTEM FAN-COUNTROL CIRCUIT




5V_RUSB Switch




Front USB Connector

For H61 6,7,12,13 Port should be remove


FRONT USB PORT 4,5




FRONT USB PORT 2,3



FRONT USB PORT 0,1




NEAR USB Front CONNECTOR




Rear USB Connector


NEAR USB REAR CONNECTOR




REAR USB PORT 10,11 (With LAN)




REAR USB PORT 8,9 (With PS2)



5VDIMM FOR DDR




USB MODE




3VSB


3VSB supply to PCH and other device.
Turn off when Deep S3/S5 by 5VSB off.



VCC1_8REF



5VSB Power Switch



MICRO-STAR INT'L CO.,LTD


MS-7680

Size Custom	Document Description ACPI controller UPI	Rev 4.1
----------------	--	------------

Date: Monday, January 09, 2012	Sheet 28 of 39
--------------------------------	----------------

DDR3_1.5V 4.5A+7.5A+1A=21A


4.5A FOR CPU
7.5A FOR 2DIMM
1A FOR DDR VTT
8A FOR PCH Core Power





*Default 1.5V

DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High

DDR_OV1 = GPIO01(S/IO)
DDR_OV2 = GPIO02(S/IO)



P.S. Only for meet Intel power down sequence.




UPI VOLTAGE CONSOLE

0x20:RH=10K,RL=OPEN

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




PCH Power:1.05V

PCH Core 6.2A+1.8A=8A

6.2A FOR PCH

1.8A FOR ME CORE






*Default 1.05V

DDR_OV	1.05	1.2V	1.35V	
DDR_OV2	Low	High	High	
PCH_OV1	Low	Low	High	

CPU_VTT:1.05/1.00



CPU VTT 8.5A + SA Core =8.8A =17.3A

Tripple=1.92(vtt)+1.88(sa)
5.08*2=10.16A>3.8A






VTT_SELECT	
Low	1.0V
High	1.05V







VTT_SELECT Table	
Low	1.05V
High	1.0V





CPU_SA:0.925/0.85

SA Core =8.8A









	MICRO-STAR INT'L CO.,LTD		
	MS-7680		
	Size Custom	Document Description VRD12 - U16234 6+1-Phase	Rev 4.1
	Date: Monday, December 19, 2011		Sheet 33 of 39



0.5V~1.6V/110A
VCORE 112A TDC:85A
LL:1.7m ohm

OS-CAP





MICRO-STAR INT'L CO.,LTD

MS-7680

Size
Custom

Document Description
UP6234 1-Phase GPU

Rev
4.1


Date: Monday, December 19, 2011

Sheet 35 of 39


MS-7680-7.0

OPT	Configure	BOM	Function


AUDIO CON OPT.




EL/OS OPT.




LABEL




7680-7.0
吹邻紅 (MSIS), 4, Coffee
吹邻紅 (MSIS), 4, Coffee




PCH XDP PWRGD/RESET




Simulation



Mounting Holes



Optical Fiducial Marks-120



MICRO-STAR INT'L CO.,LTD

MS-7680

Size Custom

Document Description XDP / Manual Parts

Rev 4.1

Date: Monday, December 19, 2011

Sheet 37 of 39